ECE 2030h, Intro. To Computer Eng., Final Exam

Dec. 12, 2001
Prof. John A. Copeland
School of Electrical and Computer Engineering

RULES.

i. This quiz is closed book.
ii. Non-programmable calculators may be used.
iii. Answer all questions and show all work to receive full credit.
iv. All questions have the same weight. (10 Points). All sub-questions within a question are weighted equally.
v. Please do not ask the proctors any questions during the exam about exam questions. Part of the test is understanding the question as written, without supplemental information. If you feel additional data is needed to solve the problem, make (and state) an assumption and then work the problem.

Question 1 – Minterm and Maxterm Indices

For the truth tables below, show the minterm sum of products, and the maxterm product of sums:

<table>
<thead>
<tr>
<th>A</th>
<th>B</th>
<th>C</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

sum of products $A'B'C' + A'BC + AB'C' + ABC'$

product of sums $(A+B+C')(A+B+C)(A'+B+C')(A'+B'+C')$
**Question 2 – Karnaugh Map**  For the Karnaugh map below, circle the Prime Implicants and label the Essential Prime Implicants with “EPI”.

<table>
<thead>
<tr>
<th>AB \ CD</th>
<th>00</th>
<th>01</th>
<th>11</th>
<th>10</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>01</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>10</td>
<td></td>
<td></td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

Write the reduced logic expression:

\[ B'C + \overline{A'B} + \overline{A'C} \overline{D} + \overline{B'C} \overline{D} \text{ (or } \overline{A'B} \overline{C} \overline{D}) \]

*EPI*

minterm indices (decimal): 2, 3, 4, 6, 10, 11, 12

**Question 3 – Mixed Logic.**  Design a logic circuit using NOR gates for the logic function

\[ X = (A'B' + A B)' + (CD)' \]

. using the mixed logic technique. Assume only signals A, B, C, and D are available. \( A' = \text{NOT } A \).

**Step 1.**

![Step 1 Circuit Diagram]

**Step 2.**

![Step 2 Circuit Diagram]
Question 4 – CMOS Logic Gates. For the following switch level circuit, complete the truth table computed. If a floating or shorted output is detected, indicate that in the truth table. If no floats or shorts are detected, write the Boolean expression computed by the circuit.

Write the Boolean expression for this function, \( \text{Out} = \overline{A} + \overline{B} \cdot C \)

Question 5. Write the missing unsigned integer numbers in binary, hex, and decimal representations.

<table>
<thead>
<tr>
<th>Decimal</th>
<th>Hex</th>
<th>Binary</th>
</tr>
</thead>
<tbody>
<tr>
<td>318</td>
<td>13E</td>
<td>100111110</td>
</tr>
<tr>
<td>249</td>
<td>F9</td>
<td>1111101</td>
</tr>
<tr>
<td>166</td>
<td>A6</td>
<td>10100110</td>
</tr>
</tbody>
</table>
Question 6 – Binary Arithmetic in Two’s Complement Notation
Do the arithmetic below in two’s compliment binary arithmetic (8-bit integers, -128 to +127).

\[ +51 \]
\[ +(-83) \]
\[ =-32 \]

\[ \begin{array}{c}
0011 \\
1010 \\
1110
\end{array} \]

\[ \begin{array}{c}
0011 \\
1101 \\
0000
\end{array} \]

\[ 83 = 0101 \quad 0011 \]

\[ -83 = 1010 \quad 1101 \]

Question 7. Our MIPS architecture has only “Branch on Equal” (BEQ \$X, \$Y) and “Branch on Not Equal” (BNE \$X, \$Y) commands. Show how to use the “Set on Less Than” (SLT \$1, \$X, \$Y) and BEQ or BNE to make as two-command equivalent of the following (note: \$0 always = 0):

BLE \$2, \$3

\[ \text{SLT } \$1, \$3, \$2 \]

\[ \text{BEQ } \$1, \$0, \text{xxx} \]

BGE \$2, \$3

\[ \text{SLT } \$1, \$2, \$3 \]

\[ \text{BEQ } \$1, \$0, \text{xxx} \]

BLT \$2, \$3

\[ \text{SLT } \$1, \$2, \$3 \]

\[ \text{BEQ } \$1, \$0, \text{xxx} \]

BGT \$2, \$3

\[ \text{SLT } \$1, \$3, \$2 \]

\[ \text{BNE } \$1, \$0, \text{xxx} \]

Show how to make a branch command that always jumps ahead to the label xxx.

B \[ \text{BEQ } \$0, \$0, \text{xxx} \]

ADD \$4, \$3, \$5

xxx: ADDI \$4, \$4, \$56

Question 8. Branch and Jump Ranges

a. What is the range of a BNE or BEQ instruction?

\[ -128 \text{K} \text{ to } +128 \text{K} \]

b. What is the range of a “jr” jump instruction?

\[ 0 \text{ to } 4 \text{G} \]

c. What is the range of a “j” jump instruction?

\[ 0 \text{ to } 256 \text{M} \]

note: you can use G to mean \(2^{30}\) (~1 billion), M to mean \(2^{20}\) (~1 million), K to mean \(2^{10}\) (1024)
Question 9 – CPU Control Lines

Show how the control lines are set to achieve the operations below. Assume msel = 1;

asl: 0=AU, 1=LU, 2=SU, 3 = invalid;  ST: 0=arithmetic, 1=logical, 2=rotate, 3 = invalid;
LF: 0=AND, 1=OR, 2=XOR, 3 = invalid;  a'/s: 0=add, 1= subtract  rwe: 1=write, 0= do not write

Add $5 to the value 82 and put the result into memory (address in $9) \[ M[9] = 5 + 82 \]

(note: loading or storing data requires a separate CPU clock cycle)

<table>
<thead>
<tr>
<th>Mem</th>
<th>r'/w</th>
<th>X</th>
<th>Y</th>
<th>Z</th>
<th>rwe</th>
<th>asl</th>
<th>a'/s</th>
<th>en</th>
<th>ld en</th>
<th>st en</th>
<th>im en</th>
<th>im va (Immediate Value)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>5</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>82</td>
</tr>
<tr>
<td>19</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>X</td>
</tr>
</tbody>
</table>

(same... any # but 9 (or 0).)

Question 10. When is a “jal” jump used? What value is put into register $ra? Why?

For a jump to a subroutine
\[ PC + 4 \rightarrow \$ra \]

New PC value when subroutine is done (jr, $ra).